JS
Jane StreetLondonInternship
Hardware Engineer (FPGA/ASIC)
Join Jane Street's Hardware Engineer internship in London to work on FPGA and ASIC projects using OCaml and Hardcaml. Gain hands-on experience with hardware design, testing, and validation under expert mentorship.
1
Role and Responsibilities
- Work on real-world FPGA and ASIC hardware design projects.
- Use Hardcaml and OCaml for RTL design and testing.
- Collaborate closely with full-time mentors on project development.
- Build hardware applications from concept to working design.
- Engage with tools that improve hardware design processes.
2
About the Team and Tools
- Hardware team focuses on FPGA and ASIC designs.
- Use Hardcaml, an OCaml library for hardware description.
- Hardcaml integrated into Jane Street's development environment.
- Projects tailored to intern's background and experience.
- Exposure to internal libraries and foundational tools.
3
Candidate Requirements
- Comfortable with a software programming language.
- Experience with hardware description languages like VHDL, Verilog, Chisel, or Pymtl.
- Familiarity with FPGA or ASIC vendor tools such as Vivado, Quartus, Genus, or Innovus.
- Experience building working hardware projects (academic, professional, or personal).
- Interest in using FPGAs or ASICs in networking contexts.