I
Programme
Graduate
Location
Amsterdam
Duration
Five-week Global Trainee Programme
About the role
Graduate Hardware Engineer role in Amsterdam focused on FPGA/RTL development for low-latency trading systems. You will complete a five-week Global Trainee Programme, then work with a local engineering mentor on high-impact projects, collaborating with traders and software engineers. The role suits recent or upcoming graduates with hardware-description-language and programming experience.
Responsibilities
- Design, implement, and validate improvements to IMC’s FPGA trading systems.
- Use hardware and development tools to optimise system performance.
- Participate in pair programming, peer code reviews, and design discussions.
- Collaborate with traders and software engineers to deliver robust, low-latency systems.
Training and Development
- Complete a five-week Global Trainee Programme led by experienced engineers and traders.
- Work with a local-office mentor to apply learning to real-world, high-impact projects.
- Attend workshops, training sessions, and networking events with engineers across IMC regions.
Requirements
- Recently graduated or graduating by 2027 in computer science, software engineering, electrical engineering, or a related discipline.
- Experience with a hardware description language, such as VHDL, Verilog, or SystemVerilog.
- Programming experience in at least one language.
- Strong analytical and problem-solving abilities, with a collaborative approach to technical challenges.
- Available to start full-time in February or August 2027.
Eligibility Notes
- Candidates must be able to obtain the required U.S. business visa within the programme timeline.
- Mandatory Global Traineeship Programme training takes place in the United States.
- Candidates unable to obtain the required visa cannot proceed with the application.